Ausdia Introduces Timing constraints Generation and Validation Add-on to Timevision at DAC 2013 03 Jun, 2013
 
 
 
Ausdia Receives Patent for System and Method for Automatically Managing Clock Relationships in Integrated Circuit Designs 20 May, 2013
 
 
 
Ausdia Appoints EDA and Semiconductor Industry Expert Sanjay Lall to Board of Directors 08 Nov, 2012
 
 
 
EETimes Silicon 60: Hot startups to watch 04 Oct, 2012
 
 
 
Timing Closure Experts Launch New Company 04 Jun, 2012
 
 
 
EEtimes interview with Sam Appleton 03 Sep, 2012
 
 
 
We’re hiring @Ausdia 14 May, 2012
 
 
 
Follow us on twitter 14 May, 2012
 
Follow us on twitter @ausdia
 
 
Join our Linkedin Group 14 May, 2012
 
Join our Linkedin Group @ausdia
 
Pages :     1