Index Page
Home
 
 
     
 
 
 
email us
 
     
     
 
CDC AND SYNCHRONIZER ANALYSIS
 
 

TimeVision CDC operates at the gatelevel, and uses existing SDC and LIB information to drive analysis – avoiding extensive setup of CDC tools and ensuring that validation is run on the actual integrated netlist (including DFT,BIST, clock gating and ECO).

 
     
 
Existing SDC constraints drive analysis – little setup needed
Fast run time & capacity ( less than 60 minutes for 500k instance/100k register/50 clock design)
Verify clock gating logic clock domain interactions (ICGs and synthesized gates)
Auto-categorization of synchronizers and violations for fast analysis & debug
Generate synchronizer lists for SDF back-annotated simulations, without relying on fragile naming rules to qualify registers
Engine correlated to industry-standard signoff timer – never miss a violation!
 
     
     
   
 
COMPANY   |   PRODUCT   |   SERVICES   |  BLOG
 
NEWS   |   CONTACT
   
 
Back to Home  |  Privacy Policy
 
Copyright © 2009 Ausdia Inc